Designing reliable and efficient network on chips by Srinivasan Murali
By: Murali, Srinivasan
.
Material type: 


Item type | Current location | Call number | Status | Date due | Barcode | Item holds |
---|---|---|---|---|---|---|
![]() |
RGU Central Library General Stacks | 621.321 MUR-D (Browse shelf) | Available | 64737 | ||
![]() |
RGU Central Library | 621.321 MUR-D (Browse shelf) | Available | 64259 | ||
![]() |
RGU Central Library | 621.321 MUR-D (Browse shelf) | Available | 64260 |
Total holds: 0
Browsing RGU Central Library Shelves Close shelf browser
![]() |
![]() |
![]() |
![]() |
![]() |
![]() |
![]() |
||
621.321 BHU-A Advanced microprocessors and peripherals | 621.321 BHU-A Advanced microprocessors and peripherals | 621.321 MUR-D Designing reliable and efficient network on chips | 621.321 MUR-D Designing reliable and efficient network on chips | 621.321 MUR-D Designing reliable and efficient network on chips | 621.329 CHO-L Laser systems and applications | 621.334 GHA-O Optical wireless communications |
There are no comments for this item.